Ir al contenido principal
A System Verilog Primer
A System Verilog Primer

A System Verilog Primer

By J. Bhaskar

Published by BS Publications

Year 2021 Pages 349 Language 🇬🇧 English
PDF
<div><!--block--><strong>Contents<br>1.</strong> Introduction, <strong>2.</strong> Language Elements, <strong>3.</strong> Composite Types, <strong>4.</strong> Expressions, <strong>5.</strong> Behavioral Modeling, <strong>6.</strong> Structural Modeling, <strong>7.</strong> Other Topics, <strong>8.</strong> Advanced Verification Topics, <strong>9.</strong> Assertions<br><strong>About the Author<br></strong>J. Bhasker is an Architect at eSilicon Corporation. Prior to that, he was a Distinguished Member of Technical Staff at Bell Laboratories. He has received a Meritorious Service Award from IEEE Computer Society for his technical contributions and continued leadership in the development of the EDA standards, especially the VHDL and Verilog RTL synthesis standards.</div>
Audience
adults
ISBN
9789389354300
Language code
en
Share